A Pipelined Multi-core MIPS Machine

Hardware Implementation and Correctness Proof

af Mikhail Kovalev, m.fl.

It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory.The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory.