ASIC Design and Synthesis

RTL Design Using Verilog

af Vaibbhav Taraate

This book describes simple to complex ASIC design practical scenarios using Verilog. It also covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies.